





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## DESCRIPTION CONTINUED

The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The pre-charge current and termination current threshold are programmed via an external resistor on the bq24040 and bq24045. The fast charge current value is also programmable via an external resistor.

### ORDERING INFORMATION

PART #	V <sub>O(REG)</sub>	V <sub>OVp</sub>	PreTerm	ASI/ASO	TS/BAT_EN	PG	PACKAGE	Marking
bq24040	4.20 V	6.6 V	Yes	No	TS (JEITA)	Yes	10 PIN 2 × 2mm <sup>2</sup> DFN	NXE
bq24041	4.20 V	7.1 V	No	Yes	$\overline{\text{BAT\_EN}}$ Terminat on Disabled	Yes	10 PIN 2 × 2mm <sup>2</sup> DFN	NXF
bq24045	4.35V	6.6V	Yes	No	TS (JEITA)	Yes	10 PIN 2 × 2mm <sup>2</sup> DFN	SII

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT		
Input Voltage	IN (with respect to VSS)	−0.3 to 30	V		
	OUT (with respect to VSS)	−0.3 to 7	V		
	PRE-TERM, ISET, ISET2, TS, $\overline{\text{CHG}}$ , $\overline{\text{PG}}$ , ASI, ASO (with respect to VSS)	−0.3 to 7	V		
Input Current	IN	1.25	A		
Output Current (Continuous)	OUT	1.25	A		
Output Sink Current	$\overline{\text{CHG}}$	15	mA		
ESD	Electrostatic discharge (IEC61000-4-2) <sup>(2)</sup>	IN, OUT, TS	1μF between IN and GND, 1μF between TS and GND, 2μF between OUT and GND, x5R Ceramic or equivalent	8 contact 15 Air	kV
T <sub>J</sub>	Junction temperature			−40 to 150	°C
T <sub>STG</sub>	Storage temperature			−65 to 150	°C

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.
- The test was performed on IC pins that may potentially be exposed to the customer at the product level. The bq2404x IC requires a minimum of the listed capacitance, external to the IC, to pass the ESD test. The D+ D- lines require clamp diodes such as CM1213A-02SR from CMD to protect the IC for this testing.

## PACKAGE DISSIPATION RATINGS<sup>(1) (2)</sup>

PACKAGE	R <sub>θJA</sub>	R <sub>θJC</sub>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR T <sub>A</sub> > 25°C
2 × 2 mm <sup>2</sup> DFN	60°C/W	8.8°C/W	1.66W	16.6mW/°C

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).
- This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2×3 via matrix

**RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		MIN	NOM	UNIT
V <sub>IN</sub>	IN voltage range	3.5	28	V
	IN operating voltage range, Restricted by V <sub>DPM</sub> and V <sub>OVP</sub>	4.45	6.45	V
I <sub>IN</sub>	Input current, IN pin		1.0	A
I <sub>OUT</sub>	Current, OUT pin		1.0	A
T <sub>J</sub>	Junction temperature	0	125	°C
R <sub>PRE-TERM</sub>	Programs precharge and termination current thresholds	1	10	kΩ
R <sub>ISSET</sub>	Fast-charge current programming resistor	0.540	49.9	kΩ
R <sub>TS</sub>	10k NTC thermistor range without entering $\overline{\text{BAT\_EN}}$ or TTDM	1.66	258	kΩ

(1) Operation with V<sub>IN</sub> less than 4.5V or in drop-out may result in reduced performance.

**ELECTRICAL CHARACTERISTICS**

Over junction temperature range 0°C ≤ T<sub>J</sub> ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
UVLO	Undervoltage lock-out Exit	V <sub>IN</sub> : 0V → 4V Update based on sim/char	3.15	3.3	3.45	V
V <sub>HYS_UVLO</sub>	Hysteresis on V <sub>UVLO_RISE</sub> falling	V <sub>IN</sub> : 4V → 0V, V <sub>UVLO_FALL</sub> = V <sub>UVLO_RISE</sub> - V <sub>HYS_UVLO</sub>	175	227	280	mV
V <sub>IN-DT</sub>	Input power good detection threshold is V <sub>OUT</sub> + V <sub>IN-DT</sub>	(Input power good if V <sub>IN</sub> > V <sub>OUT</sub> + V <sub>IN-DT</sub> ); V <sub>OUT</sub> = 3.6V, V <sub>IN</sub> : 3.5V → 4V	30	80	145	mV
V <sub>HYS-INDT</sub>	Hysteresis on V <sub>IN-DT</sub> falling	V <sub>OUT</sub> = 3.6V, V <sub>IN</sub> : 4V → 3.5V		31		mV
t <sub>DGL(PG_PWR)</sub>	Deglintch time on exiting sleep.	Time measured from V <sub>IN</sub> : 0V → 5V 1μs rise-time to $\overline{\text{PG}}$ = low, V <sub>OUT</sub> = 3.6V		45		μs
t <sub>DGL(PG_NO-PWR)</sub>	Deglintch time on V <sub>HYS-INDT</sub> power down. Same as entering sleep.	Time measured from V <sub>IN</sub> : 5V → 3.2V 1μs fall-time to $\overline{\text{PG}}$ = OC, V <sub>OUT</sub> = 3.6V		29		ms
V <sub>OVP</sub>	Input over-voltage protection threshold	V <sub>IN</sub> : 5V → 12V (bq24040, bq24045)	6.5	6.65	6.8	V
		V <sub>IN</sub> : 5V → 12V (bq24041)	6.9	7.1	7.3	
t <sub>DGL(OVP-SET)</sub>	Input over-voltage blanking time	V <sub>IN</sub> : 5V → 12V		113		μs
V <sub>HYS-OVP</sub>	Hysteresis on OVP	V <sub>IN</sub> : 11V → 5V		95		mV
t <sub>DGL(OVP-REC)</sub>	Deglintch time exiting OVP	Time measured from V <sub>IN</sub> : 12V → 5V 1μs fall-time to $\overline{\text{PG}}$ = LO		30		μs
V <sub>IN-DPM</sub>	USB/Adaptor low input voltage protection. Restricts I <sub>out</sub> at V <sub>IN-DPM</sub>	Feature active in USB mode; Limit Input Source Current to 50mA; V <sub>OUT</sub> =3.5V; R <sub>ISSET</sub> = 825Ω	4.34	4.4	4.46	V
		Feature active in Adaptor mode; Limit Input Source Current to 50mA; V <sub>OUT</sub> =3.5V; R <sub>ISSET</sub> = 825Ω	4.24	4.3	4.36	
I <sub>IN-USB-CL</sub>	USB input I-Limit 100mA	ISET2 = Float; R <sub>ISSET</sub> = 825Ω	85	92	100	mA
	USB input I-Limit 500mA, bq24040, bq24045	ISET2 = High; R <sub>ISSET</sub> = 825Ω	430	462	500	
	USB input I-Limit 380mA, bq24041	ISET2 = High; R <sub>ISSET</sub> = 825Ω	350	386	420	
<b>ISET SHORT CIRCUIT TEST</b>						
R <sub>ISSET_SHORT</sub>	Highest Resistor value considered a fault (short). Monitored for I <sub>out</sub> >90mA	Riset: 600Ω → 250Ω, I <sub>out</sub> latches off. Cycle power to Reset.	280		500	Ω
t <sub>DGL_SHORT</sub>	Deglintch time transition from ISET short to I <sub>out</sub> disable	Clear fault by disconnecting IN or cycling (high / low) TS/ $\overline{\text{BAT\_EN}}$		1		ms
I <sub>OUT_CL</sub>	Maximum OUT current limit Regulation (Clamp)	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 3.6V, V <sub>ISET2</sub> = Low, Riset: 600Ω → 250Ω, I <sub>out</sub> latches off after t <sub>DGL_SHORT</sub>	1.05		1.4	A

## ELECTRICAL CHARACTERISTICS (continued)

Over junction temperature range  $0^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BATTERY SHORT PROTECTION</b>						
$V_{\text{OUT(SC)}}$	OUT pin short-circuit detection threshold/ precharge threshold	$V_{\text{out}}: 3\text{V} \rightarrow 0.5\text{V}$ , no deglitch	0.75	0.8	0.85	V
$V_{\text{OUT(SC-HYS)}}$	OUT pin Short hysteresis	Recovery $\geq V_{\text{OUT(SC)}} + V_{\text{OUT(SC-HYS)}}$ ; Rising, no Deglitch		77		mV
$I_{\text{OUT(SC)}}$	Source current to OUT pin during short-circuit detection		10	15	20	mA
<b>QUIESCENT CURRENT</b>						
$I_{\text{OUT(PDWN)}}$	Battery current into OUT pin	$V_{\text{IN}} = 0\text{V}$			1	$\mu\text{A}$
$I_{\text{OUT(DONE)}}$	OUT pin current, charging terminated	$V_{\text{IN}} = 6\text{V}$ , $V_{\text{OUT}} > V_{\text{OUT(REG)}}$			6	$\mu\text{A}$
$I_{\text{IN(STDBY)}}$	Standby current into IN pin	$\text{TS} = \text{LO}$ , $V_{\text{IN}} \leq 6\text{V}$			125	$\mu\text{A}$
$I_{\text{CC}}$	Active supply current, IN pin	$\text{TS} = \text{open}$ , $V_{\text{IN}} = 6\text{V}$ , TTDM – no load on OUT pin, $V_{\text{OUT}} > V_{\text{OUT(REG)}}$ , IC enabled		0.8	1	mA
<b>BATTERY CHARGER FAST-CHARGE</b>						
$V_{\text{OUT(REG)}}$	Battery regulation voltage	$V_{\text{IN}} = 5.5\text{V}$ , $I_{\text{OUT}} = 25\text{mA}$ , ( $V_{\text{TS}-45^{\circ}\text{C}} \leq V_{\text{TS}} \leq V_{\text{TS}-0^{\circ}\text{C}}$ , bq24040)	4.16	4.2	4.23	V
		$V_{\text{IN}} = 5.5\text{V}$ , $I_{\text{OUT}} = 25\text{mA}$ , ( $V_{\text{TS}-45^{\circ}\text{C}} \leq V_{\text{TS}} \leq V_{\text{TS}-0^{\circ}\text{C}}$ , bq24045)	4.30	4.35	4.40	
$V_{\text{O-HT(REG)}}$	Battery hot regulation Voltage, bq24040	$V_{\text{IN}} = 5.5\text{V}$ , $I_{\text{OUT}} = 25\text{mA}$ , $V_{\text{TS}-60^{\circ}\text{C}} \leq V_{\text{TS}} \leq V_{\text{TS}-45^{\circ}\text{C}}$	4.02	4.06	4.1	V
$I_{\text{OUT(RANGE)}}$	Programmed Output "fast charge" current range	$V_{\text{OUT(REG)}} > V_{\text{OUT}} > V_{\text{LOWV}}$ ; $V_{\text{IN}} = 5\text{V}$ , ISET2=Lo, $R_{\text{ISET}} = 540$ to $10.8\text{k}\Omega$	10		1000	mA
$V_{\text{DO(IN-OUT)}}$	Drop-Out, $V_{\text{IN}} - V_{\text{OUT}}$	Adjust $V_{\text{IN}}$ down until $I_{\text{OUT}} = 0.5\text{A}$ , $V_{\text{OUT}} = 4.15\text{V}$ , $R_{\text{ISET}} = 540$ , ISET2=Lo (adaptor mode); $T_j \leq 100^{\circ}\text{C}$		325	500	mV
$I_{\text{OUT}}$	Output "fast charge" formula	$V_{\text{OUT(REG)}} > V_{\text{OUT}} > V_{\text{LOWV}}$ ; $V_{\text{IN}} = 5\text{V}$ , ISET2=Lo		$K_{\text{ISET}}/R_{\text{ISET}}$		A
$K_{\text{ISET}}$	Fast charge current factor	$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $50 < I_{\text{OUT}} < 1000$ mA	510	540	570	A $\Omega$
		$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $25 < I_{\text{OUT}} < 50$ mA	480	527	600	
		$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $10 < I_{\text{OUT}} < 25$ mA	350	520	680	
$K_{\text{ISET}}$	Fast charge current factor (bq24045)	$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $50 < I_{\text{OUT}} < 1000$ mA	510	560	585	A $\Omega$
		$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $25 < I_{\text{OUT}} < 50$ mA	480	557	596	
		$R_{\text{ISET}} = K_{\text{ISET}}/I_{\text{OUT}}$ ; $10 < I_{\text{OUT}} < 25$ mA	350	555	680	
<b>PRECHARGE – SET BY PRETERM PIN: bq24040 / bq24045; Internally Set: bq24041</b>						
$V_{\text{LOWV}}$	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
$t_{\text{DGL1(LOWV)}}$	Deglitch time on pre-charge to fast-charge transition			70		$\mu\text{s}$
$t_{\text{DGL2(LOWV)}}$	Deglitch time on fast-charge to pre-charge transition			32		ms
$I_{\text{PRE-TERM}}$	Refer to the Termination Section					
%PRECHG	Pre-charge current, default setting	$V_{\text{OUT}} < V_{\text{LOWV}}$ ; $R_{\text{ISET}} = 1080\Omega$ ; bq24040: $R_{\text{PRE-TERM}} = \text{High Z}$ ; bq24041: Internally Fixed	18	20	22	% $I_{\text{OUT-CC}}$
	Pre-charge current formula	$R_{\text{PRE-TERM}} = K_{\text{PRE-CHG}} (\Omega/\%) \times \% \text{PRE-CHG} (\%)$		$R_{\text{PRE-TERM}}/K_{\text{PRE-CHG}}\%$		
$K_{\text{PRE-CHG}}$	% Pre-charge Factor	$V_{\text{OUT}} < V_{\text{LOWV}}$ , $V_{\text{IN}} = 5\text{V}$ , $R_{\text{PRE-TERM}} = 2\text{k}$ to $10\text{k}\Omega$ ; $R_{\text{ISET}} = 1080\Omega$ , $R_{\text{PRE-TERM}} = K_{\text{PRE-CHG}} \times \%I_{\text{FAST-CHG}}$ ; where $\%I_{\text{FAST-CHG}}$ is 20 to 100%	90	100	110	$\Omega/\%$
		$V_{\text{OUT}} < V_{\text{LOWV}}$ , $V_{\text{IN}} = 5\text{V}$ , $R_{\text{PRE-TERM}} = 1\text{k}$ to $2\text{k}\Omega$ ; $R_{\text{ISET}} = 1080\Omega$ , $R_{\text{PRE-TERM}} = K_{\text{PRE-CHG}} \times \%I_{\text{FAST-CHG}}$ ; where $\%I_{\text{FAST-CHG}}$ is 10% to 20%	84	100	117	$\Omega/\%$
<b>TERMINATION – SET BY PRE-TERM PIN: bq24040 / bq24045; Internally Set: bq24041</b>						
%TERM	Termination Threshold Current, default setting	$V_{\text{OUT}} > V_{\text{RCH}}$ ; $R_{\text{ISET}} = 1\text{k}$ ; bq24040 / bq24045: $R_{\text{PRE-TERM}} = \text{High Z}$ ; bq24041: Internally Fixed	9	10	11	% $I_{\text{OUT-CC}}$
	Termination Current Threshold Formula, bq24040 / bq24045	$R_{\text{PRE-TERM}} = K_{\text{TERM}} (\Omega/\%) \times \% \text{TERM} (\%)$		$R_{\text{PRE-TERM}}/K_{\text{TERM}}$		

## ELECTRICAL CHARACTERISTICS (continued)

 Over junction temperature range  $0^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$K_{\text{TERM}}$	% Term Factor	$V_{\text{OUT}} > V_{\text{RCH}}$ , $V_{\text{IN}} = 5\text{V}$ , $R_{\text{PRE-TERM}} = 2\text{k}$ to $10\text{k}\Omega$ ; $R_{\text{ISET}} = 750\Omega$ $K_{\text{TERM}} \times \%I_{\text{FAST-CHG}}$ , where $\%I_{\text{FAST-CHG}}$ is 10 to 50%	182	200	216	$\Omega/\%$
		$V_{\text{OUT}} > V_{\text{RCH}}$ , $V_{\text{IN}} = 5\text{V}$ , $R_{\text{PRE-TERM}} = 1\text{k}$ to $2\text{k}\Omega$ ; $R_{\text{ISET}} = 750\Omega$ $K_{\text{TERM}} \times \%I_{\text{set}}$ , where $\%I_{\text{set}}$ is 5 to 10%	174	199	224	
$I_{\text{PRE-TERM}}$	Current for programming the term. and pre-chg with resistor. $I_{\text{Term-Start}}$ is the initial PRE-TERM current.	$R_{\text{PRE-TERM}} = 2\text{k}$ , $V_{\text{OUT}} = 4.15\text{V}$	71	75	81	$\mu\text{A}$
%TERM	Termination current formula		$R_{\text{TERM}}/K_{\text{TERM}}$			%
$t_{\text{DGL(TERM)}}$	Deglintch time, termination detected		29			ms
$I_{\text{Term-Start}}$	Elevated PRE-TERM current for, $t_{\text{Term-Start}}$ , during start of charge to prevent recharge of full battery,		80	85	92	$\mu\text{A}$
$t_{\text{Term-Start}}$	Elevated termination threshold initially active for $t_{\text{Term-Start}}$		1.25			min
<b>RECHARGE OR REFRESH – bq24040 / bq24045</b>						
$V_{\text{RCH}}$	Recharge detection threshold – Normal Temp	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , $V_{\text{OUT}}: 4.25\text{V} \rightarrow V_{\text{RCH}}$	$V_{\text{O(REG)}} - 0.120$	$V_{\text{O(REG)}} - 0.095$	$V_{\text{O(REG)}} - 0.070$	V
	Recharge detection threshold – Hot Temp	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.2\text{V}$ , $V_{\text{OUT}}: 4.15\text{V} \rightarrow V_{\text{RCH}}$	$V_{\text{O\_HT(REG)}} - 0.130$	$V_{\text{O\_HT(REG)}} - 0.105$	$V_{\text{O\_HT(REG)}} - 0.080$	V
$t_{\text{DGL1(RCH)}}$	Deglintch time, recharge threshold detected	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , $V_{\text{OUT}}: 4.25\text{V} \rightarrow 3.5\text{V}$ in $1\mu\text{s}$ ; $t_{\text{DGL(RCH)}}$ is time to ISET ramp	29			ms
$t_{\text{DGL2(RCH)}}$	Deglintch time, recharge threshold detected in OUT-Detect Mode	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , $V_{\text{OUT}} = 3.5\text{V}$ inserted; $t_{\text{DGL(RCH)}}$ is time to ISET ramp	3.6			ms
<b>BATTERY DETECT ROUTINE – bq24040 / bq24045 (NOTE: In Hot mode <math>V_{\text{O(REG)}}</math> becomes <math>V_{\text{O\_HT(REG)}}</math>)</b>						
$V_{\text{REG-BD}}$	$V_{\text{OUT}}$ Reduced regulation during battery detect		$V_{\text{O(REG)}} - 0.450$	$V_{\text{O(REG)}} - 0.400$	$V_{\text{O(REG)}} - 0.350$	V
$I_{\text{BD-SINK}}$	Sink current during $V_{\text{REG-BD}}$	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , Battery Absent	7			10 mA
$t_{\text{DGL(HI/LOW REG)}}$	Regulation time at $V_{\text{REG}}$ or $V_{\text{REG-BD}}$		25			ms
$V_{\text{BD-HI}}$	High battery detection threshold	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , Battery Absent	$V_{\text{O(REG)}} - 0.150$	$V_{\text{O(REG)}} - 0.100$	$V_{\text{O(REG)}} - 0.050$	V
$V_{\text{BD-LO}}$	Low battery detection threshold	$V_{\text{IN}} = 5\text{V}$ , $V_{\text{TS}} = 0.5\text{V}$ , Battery Absent	$V_{\text{REG-BD}} + 0.50$	$V_{\text{REG-BD}} + 0.1$	$V_{\text{REG-BD}} + 0.15$	V
<b>BATTERY CHARGING TIMERS AND FAULT TIMERS</b>						
$t_{\text{PRECHG}}$	Pre-charge safety timer value	Restarts when entering Pre-charge; Always enabled when in pre-charge.	1700	1940	2250	s
$t_{\text{MAXCH}}$	Charge safety timer value	Clears fault or resets at UVLO, $\overline{\text{TS/BAT\_EN}}$ disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
<b>BATTERY-PACK NTC MONITOR (Note 1); TS pin: bq24040 / bq24045: 10k NTC</b>						
$I_{\text{NTC-10k}}$	NTC bias current	$V_{\text{TS}} = 0.3\text{V}$	48	50	52	$\mu\text{A}$
$I_{\text{NTC-DIS-10k}}$	10k NTC bias current when Charging is disabled.	$V_{\text{TS}} = 0\text{V}$	27	30	34	$\mu\text{A}$
$I_{\text{NTC-FLDBK-10k}}$	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM	$V_{\text{TS}}$ : Set to 1.525V	4	5	6.5	$\mu\text{A}$
$V_{\text{TTDM(TS)}}$	Termination and timer disable mode Threshold – Enter	$V_{\text{TS}}: 0.5\text{V} \rightarrow 1.7\text{V}$ ; Timer Held in Reset	1550	1600	1650	mV
$V_{\text{HYS-TTDM(TS)}}$	Hysteresis exiting TTDM	$V_{\text{TS}}: 1.7\text{V} \rightarrow 0.5\text{V}$ ; Timer Enabled	100			mV
$V_{\text{CLAMP(TS)}}$	TS maximum voltage clamp	$V_{\text{TS}} = \text{Open (Float)}$	1800	1950	2000	mV
$t_{\text{DGL(TTDM)}}$	Deglintch exit TTDM between states		57			ms
	Deglintch enter TTDM between states		8			$\mu\text{s}$
$V_{\text{TS\_I-FLDBK}}$	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6 $\mu\text{s}$ ) takes place near this spec threshold. $V_{\text{TS}}: 1.425\text{V} \rightarrow 1.525\text{V}$	1475			mV
$C_{\text{TS}}$	Optional Capacitance – ESD		0.22			$\mu\text{F}$
$V_{\text{TS-0}^{\circ}\text{C}}$	Low temperature CHG Pending	Low Temp Charging to Pending; $V_{\text{TS}}: 1\text{V} \rightarrow 1.5\text{V}$	1205	1230	1255	mV

## ELECTRICAL CHARACTERISTICS (continued)

Over junction temperature range  $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{HYS-}0^{\circ}\text{C}}$	Hysteresis at $0^{\circ}\text{C}$	Charge pending to low temp charging; $V_{\text{TS}}: 1.5\text{V} \rightarrow 1\text{V}$		86		mV
$V_{\text{TS-}10^{\circ}\text{C}}$	Low temperature, half charge	Normal charging to low temp charging; $V_{\text{TS}}: 0.5\text{V} \rightarrow 1\text{V}$	765	790	815	mV
$V_{\text{HYS-}10^{\circ}\text{C}}$	Hysteresis at $10^{\circ}\text{C}$	Low temp charging to normal CHG; $V_{\text{TS}}: 1\text{V} \rightarrow 0.5\text{V}$		35		mV
$V_{\text{TS-}45^{\circ}\text{C}}$	High temperature at 4.1V	Normal charging to high temp CHG; $V_{\text{TS}}: 0.5\text{V} \rightarrow 0.2\text{V}$	263	278	293	mV
$V_{\text{HYS-}45^{\circ}\text{C}}$	Hysteresis at $45^{\circ}\text{C}$	High temp charging to normal CHG; $V_{\text{TS}}: 0.2\text{V} \rightarrow 0.5\text{V}$		10.7		mV
$V_{\text{TS-}60^{\circ}\text{C}}$	High temperature Disable	High temp charge to pending; $V_{\text{TS}}: 0.2\text{V} \rightarrow 0.1\text{V}$	170	178	186	mV
$V_{\text{HYS-}60^{\circ}\text{C}}$	Hysteresis at $60^{\circ}\text{C}$	Charge pending to high temp CHG; $V_{\text{TS}}: 0.1\text{V} \rightarrow 0.2\text{V}$		11.5		mV
$t_{\text{DGL(TS-}10\text{C})}$	Deglitch for TS thresholds: 10C.	Normal to Cold Operation; $V_{\text{TS}}: 0.6\text{V} \rightarrow 1\text{V}$		50		ms
		Cold to Normal Operation; $V_{\text{TS}}: 1\text{V} \rightarrow 0.6\text{V}$		12		
$t_{\text{DGL(TS)}}$	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
$V_{\text{TS-EN-}10\text{k}}$	Charge Enable Threshold, (10k NTC)	$V_{\text{TS}}: 0\text{V} \rightarrow 0.175\text{V}$ ;	80	88	96	mV
$V_{\text{TS-DIS-HYS-}10\text{k}}$	HYS below $V_{\text{TS-EN-}10\text{k}}$ to Disable, (10k NTC)	$V_{\text{TS}}: 0.125\text{V} \rightarrow 0\text{V}$ ;		12		mV
<b>THERMAL REGULATION</b>						
$T_{\text{J(REG)}}$	Temperature regulation limit			125		$^{\circ}\text{C}$
$T_{\text{J(OFF)}}$	Thermal shutdown temperature			155		$^{\circ}\text{C}$
$T_{\text{J(OFF-HYS)}}$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$
<b>BAT_EN , bq24041</b>						
$I_{\text{BAT\_EN}}$	Current Sourced out of pin	$V_{\text{BAT\_EN}} < 1.4\text{V}$	2.3	5	9	$\mu\text{A}$
$V_{\text{IL}}$	Logic LOW enables charger		0		0.4	V
$V_{\text{IH}}$	Logic HIGH disables charger		1.1		6	V
$V_{\text{CLAMP}}$	Floating Clamp Voltage	Floating $\overline{\text{BAT\_EN}}$ pin	1.4	1.6	1.8	V
<b>LOGIC LEVELS ON ISET2</b>						
$V_{\text{IL}}$	Logic LOW input voltage	Sink $8\mu\text{A}$			0.4	V
$V_{\text{IH}}$	Logic HIGH input voltage	Source $8\mu\text{A}$	1.4			V
$I_{\text{IL}}$	Sink current required for LO	$V_{\text{ISET2}} = 0.4\text{V}$	2		9	$\mu\text{A}$
$I_{\text{IH}}$	Source current required for HI	$V_{\text{ISET2}} = 1.4\text{V}$	1.1		8	$\mu\text{A}$
$V_{\text{FLT}}$	ISET2 Float Voltage		575	900	1225	mV
<b>AUTO START, ASI AND ASO PINS, bq24041</b>						
$V_{\text{ASIL}}$	Has 200k Internal Pull-down				0.4	V
$V_{\text{ASIH}}$			1.3			
$V_{\text{ASOL}}$	Auto Start Output Sinks 1mA				0.4	V
$V_{\text{ASOH}}$	Auto Start Input Sources 1mA		$V_{\text{OUT}} - 0.4$			
<b>LOGIC LEVELS ON <math>\overline{\text{CHG}}</math> AND <math>\overline{\text{PG}}</math></b>						
$V_{\text{OL}}$	Output LOW voltage	$I_{\text{SINK}} = 5\text{mA}$			0.4	V
$I_{\text{LEAK}}$	Leakage current into IC	$V_{\text{CHG}} = 5\text{V}, V_{\text{PG}} = 5\text{V}$			1	$\mu\text{A}$

## PIN CONFIGURATION




## PIN FUNCTIONS

NAME	bq24040 bq24045	bq24041	I/O	DESCRIPTION
IN	1	1	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1µF to 10µF, connect from IN to V <sub>SS</sub> .
OUT	10	10	O	Battery Connection. System Load may be connected. Average load should not be excessive, allowing battery to charge within the 10 hour safety timer window. Expected range of bypass capacitors 1µF to 10µF.
PRE-TERM	4	–	I	Programs the Current Termination Threshold (5 to 50% of I <sub>out</sub> which is set by ISET) and Sets the Pre-Charge Current to twice the Termination Current Level. Expected range of programming resistor is 1k to 10kΩ (2k: I <sub>pgm</sub> /10 for term; I <sub>pgm</sub> /5 for precharge)
ISET	2	2	I	Programs the Fast-charge current setting. External resistor from ISET to V <sub>SS</sub> defines fast charge current value. Range is 10.8k (50mA) to 540Ω (1000mA).
ISET2	7	7	I	Programming the Input/Output Current Limit for the USB or Adaptor source: bq24040/5 => High = 500mA <sub>max</sub> , Low = ISET, FLOAT = 100mA <sub>max</sub> . bq24041 => High = 410mA <sub>max</sub> , Low = ISET, FLOAT = 100mA <sub>max</sub> .
TS	g <sup>(1)</sup>	–	I	Temperature sense pin connected to bq24040/5 -10k at 25°C NTC thermistor, in the battery pack. Floating TS Pin or pulling High puts part in TTDM “Charger” Mode and disable TS monitoring, Timers and Termination. Pulling pin Low disables the IC. If NTC sensing is not needed, connect this pin to V <sub>SS</sub> through an external 10 kΩ resistor. A 250kΩ from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.
$\overline{\text{BAT\_EN}}$	–	9	I	Charge Enable Input (active low)
V <sub>SS</sub>	3	3	–	Ground terminal
$\overline{\text{CHG}}$	8	8	O	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.
$\overline{\text{PG}}$	5	5	O	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage.
ASI	–	4	I	Auto start External input. Internal 200kΩ pull-down.
ASO	–	6	O	Auto Start Logic Output
NC	6	–	NA	Do not make a connection to this pin (for internal use) – Do not route through this pin
Thermal PAD and Package	Pad 2x2mm <sup>2</sup>	Pad 2x2mm <sup>2</sup>	–	There is an internal electrical connection between the exposed thermal pad and the V <sub>SS</sub> pin of the device. The thermal pad must be connected to the same potential as the V <sub>SS</sub> pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. V <sub>SS</sub> pin must be connected to ground at all times

(1) Spins have different pin definitions


### Typical Application Circuit: bq24040, bq24041 and bq24045

$I_{OUT\_FAST\_CHG} = 540\text{mA}$ ;  $I_{OUT\_PRE\_CHG} = 108\text{mA}$ ;  $I_{OUT\_TERM} = 54\text{mA}$




### Typical Application Circuit: bq24041, with ASI and ASO

$I_{OUT\_FAST\_CHG} = 540\text{mA}$ ;  $I_{OUT\_PRE\_CHG} = 108\text{mA}$ ;  $I_{OUT\_TERM} = 54\text{mA}$




FUNCTIONAL BLOCK DIAGRAM




## TYPICAL OPERATIONAL CHARACTERISTICS

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)


### POWER UP, DOWN, OVP, DISABLE AND ENABLE WAVEFORMS




t - time - 10ms/div  
**Figure 1. Power up Timing, bq24041**




t - time - 10ms/div  
**Figure 2. Power up Timing – No Battery or Load, bq24041**




t - time - 20ms/div  
**Figure 3. – ASI and OUT Power-up Timing – No Input, bq24041**



t - time - 50ms/div  
**Figure 4. ASI and delayed OUT Power-up Timing – No Input, bq24041**




t - time - 20ms/div  
**Figure 5. OVP 8V Adaptor - Hot Plug**



t - time - 100ms/div  
**Figure 6. OVP from Normal Power-up Operation –  $V_{IN} 0V \rightarrow 5V \rightarrow 8V \rightarrow 5V$**


**TYPICAL OPERATIONAL CHARACTERISTICS (continued)**

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)




10kΩ resistor from TS to GND. 10kΩ is shorted to disable the IC.


**Figure 7. TS Enable and Disable**




Fixed 10kΩ resistor, between TS and GND.  
**Figure 8. Hot Plug Source w/No Battery – Battery Detection**



**Figure 9. Battery Removal – GND Removed 1st, 42 Ω Load**



**Figure 10. Battery Removal with OUT and TS Disconnect 1st, With 100 Ω Load**




Continuous battery detection when not in TTDM.

**Figure 11. Battery Removal with fixed TS = 0.5V**


**TYPICAL OPERATIONAL CHARACTERISTICS (continued)**

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)


**PROTECTION CIRCUITS WAVEFORMS**




CH4: Iout (1A/Div)  
Battery voltage swept from 0V to 4.25V to 3.9V.  
**Figure 12. Battery Charge Profile**




CH4: Iout (1A/Div)  
**Figure 13. ISET Shorted During Normal Operation**




CH4: Iout (0.2A/Div)  
**Figure 14. ISET Shorted Prior to USB Power-up**



CH4: Iout (0.2A/Div)  
**Figure 15. DPM – Adaptor Current Limits – Vin Regulated**




**Figure 16. DPM – USB Current Limits – Vin Regulated to 4.4V**



The IC temperature rises to 125°C and enters thermal regulation. Charge current is reduced to regulate the IC at 125°C. VIN is reduced, the IC temperature drops, the charge current returns to the programmed value.  
**Figure 17. Thermal Reg. – Vin increases PWR/Iout Reduced**

**TYPICAL OPERATIONAL CHARACTERISTICS (continued)**

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)



$V_{in}$  swept from 5V to 3.9V to 5V,  $V_{bat} = 4V$

Figure 18. Entering and Exiting Sleep mode




Figure 19. Kiset for Low and High Currents




Figure 20. Line Regulation




Figure 21. Load Regulation Over Temperature




Figure 22. Load Regulation




Figure 23. Line Regulation

## TYPICAL OPERATIONAL CHARACTERISTICS (continued)

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)




Figure 24. Current Regulation Over Temperature

## FUNCTIONAL GENERAL DESCRIPTION

The bq2404x is a highly integrate family of 2x2 single cell Li-Ion and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Pre-charge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current and Pre-charge/Termination Current (bq24040/5 only). This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard (bq24040/5 only), Over-Voltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-Ion or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and OUT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery "stealing" the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.

Once the battery voltage has charged to the VLOWV threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 25 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The  $\overline{CHG}$  pin is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.

Further details are mentioned in the Operating Modes section.




Figure 25. Charging Profile With Thermal Regulation

## DETAILED FUNCTIONAL DESCRIPTION

### Power-Down or Undervoltage Lockout (UVLO)

The bq2404x family is in power down mode if the IN pin voltage is less than UVLO. The part is considered “dead” and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the OUT pin (battery) voltage.

### Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100mA, sets the input current limit threshold base on the ISET2 pin, starts the safety timer and enables the  $\overline{CHG}$  pin. See Figure 26.

### Sleep Mode

If the IN pin voltage is between than  $V_{OUT}+V_{DT}$  and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the  $\overline{PG}$  and  $\overline{CHG}$  pins are high impedance. As the input voltage rises and the charger exits sleep mode, the  $\overline{PG}$  pin goes low, the safety timer continues to count, charge is enabled and the  $\overline{CHG}$  pin returns to its previous state. See Figure 27

### New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin/BAT\_EN), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the VRCH threshold. The  $\overline{CHG}$  pin is active low only during the first charge cycle, therefore exiting TTDM or a dropping below VRCH will not turn on the  $\overline{CHG}$  pin FET, if the  $\overline{CHG}$  pin is already high impedance.






Figure 27. bq2404x Power-Up Flow Diagram

### Overvoltage-Protection (OVP) – Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch,  $t_{BLK(OVP)}$ . The timer ends and the  $\overline{CHG}$  and  $\overline{PG}$  pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, the  $\overline{PG}$  pin goes low, timer continues, charge continues and the  $\overline{CHG}$  pin goes low after a 25ms deglitch.  $\overline{PG}$  pin is optional on some packages

## Power Good Indication ( $\overline{\text{PG}}$ )

After application of a 5V source, the input voltage rises above the UVLO and sleep thresholds ( $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{DT}}$ ), but is less than OVP ( $V_{\text{IN}} < V_{\text{OVP}}$ ), then the PG FET turns on and provides a low impedance path to ground. See [Figure 5](#), [Figure 6](#), and [Figure 18](#).

## $\overline{\text{CHG}}$ Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to  $V_{\text{SS}}$ ) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin is high impedance in sleep mode and OVP (if  $\overline{\text{PG}}$  is high impedance) and return to its previous state once the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering pre-charge mode causes the  $\overline{\text{CHG}}$  pin to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

## $\overline{\text{CHG}}$ and $\overline{\text{PG}}$ LED Pull-up Source

For host monitoring, a pull-up resistor is used between the "STATUS" pin and the  $V_{\text{CC}}$  of the host and for a visual indication a resistor in series with an LED is connected between the "STATUS" pin and a power source. If the  $\overline{\text{CHG}}$  or  $\overline{\text{PG}}$  source is capable of exceeding 7V, a 6.2V zener should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, and the brightness of the LEDs vary.

Charging State	$\overline{\text{CHG}}$ FET/LED
1st Charge	ON
Refresh Charge	OFF
OVP	
SLEEP	
TEMP FAULT	ON for 1st Charge

$V_{\text{IN}}$ Power Good State	$\overline{\text{PG}}$ FET/LED
UVLO	OFF
SLEEP Mode	
OVP Mode	
Normal Input ( $V_{\text{OUT}} + V_{\text{DT}} < V_{\text{IN}} < V_{\text{OVP}}$ )	ON
PG is independent of chip disable	

## Auto Start-up (bq24041)

The auto start-up feature is an OR gate with two inputs; an internal power good signal (logic 1 when  $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{IN-DT}}$ ) and an external input from ASI pin (internal 100k pull-down). The ASO pin outputs a signal that can be used as a system boot signal. The OR gate is powered by the OUT pin and the OUT pin must be powered by an external source (battery or P/S) or via the IN pin for the ASO pin to deliver a logic High. The ASI and/or the internal power good signal have to be logic high for the ASO to be logic high. The ASI/ASO, OUT and PG signals are used in production testing to test the system without a battery.

## IN-DPM ( $V_{\text{IN-DPM}}$ or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage drooping), reaching its current limit due to excessive load. When the input voltage drops to the  $V_{\text{IN-DPM}}$  threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than  $V_{\text{IN-DPM}}$  to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3V and 4.4V respectively. This is an added safety feature that helps protect the source from excessive loads.

## OUT

The Charger's OUT pin provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

## ISET

An external resistor is used to Program the Output Current (50 to 1000mA) and can be used as a current monitor.

$$R_{ISET} = K_{ISET} \div I_{OUT} \quad (0)$$

Where:

$I_{OUT}$  is the desired fast charge current;

$K_{ISET}$  is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 19 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15A.

The ISET resistor is short protected and will detect a resistance lower than  $\approx 340\Omega$ . The detection requires at least 80mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.1A and 1.35A and is independent of the ISET short detection circuitry, as shown in Figure 29. Also, see Figure 13 and Figure 14.




Figure 28. Operation Over TS Bias Voltage




Figure 29. Programmed/Clamped Out Current

### PRE\_TERM – Pre-Charge and Termination Programmable Threshold, bq24040/5

Pre-Term is used to program both the pre-charge current and the termination current threshold. The pre-charge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and pre-charge are set internally at 10/20% respectively. The pre-charge-to-fast-charge,  $V_{lowv}$  threshold is set to 2.5V.

$$R_{PRE-TERM} = \%Term \times K_{TERM} = \%Pre-CHG \times K_{PRE-CHG} \quad (0)$$


Where:

- %Term is the percent of fast charge current where termination occurs;
- %Pre-CHG is the percent of fast charge current that is desired during precharge;
- $K_{TERM}$  and  $K_{PRE-CHG}$  are gain factors found in the electrical specifications.

### ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100mA Current limit and High will program a 500mA Current limit.

Below are two configurations for driving the 3-state ISET2 pin:



## TS (bq24040/5)

The TS function for the bq24040/5 is designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is cut in half and if between 45°C and 60°C the regulation voltage is reduced to 4.1V<sub>max</sub>, see [Figure 28](#). The TS function for the bq24045 is a standard NTC monitor that disables charging when the NTC temperature is outside of the standard 0°C to 45°C temperature range.

The TS feature is implemented using an internal 50µA current source to bias the thermistor (designed for use with a 10k NTC  $\beta = 3370$  (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS pin to V<sub>SS</sub>. If this feature is not needed, a fixed 10k can be placed between TS and V<sub>SS</sub> to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge.

The TS pin has two additional features, when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a high on the `BAT_EN` feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disabled. Once the thermistor reaches  $\approx -10^\circ\text{C}$  the TS current folds back to keep a cold thermistor (between  $-10^\circ\text{C}$  and  $-50^\circ\text{C}$ ) from placing the IC in the TTDM mode. If the TS pin is pulled low into disable mode, the current is reduce to  $\approx 30\mu\text{A}$ , see [Figure 26](#). Since the I<sub>TS</sub> current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k NTC (at 25°C).

### Termination and Timer Disable Mode (TTDM) -TS pin high

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the `CHG` pin will go to its high impedance state if not already there. If a battery is detected the `CHG` pin does not change states until the current tapers to the termination threshold, where the `CHG` pin goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has pre-charge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the `CHG` LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V<sub>SS</sub> to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates  $\approx 0.1^\circ\text{C}$  error at hot and a  $\approx 3^\circ\text{C}$  error at cold.

### Timers

The pre-charge timer is set to 30 minutes. The pre-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the `CHG` pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power or going into and out of TTDM.

### Termination

Once the OUT pin goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the `CHG` pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine will continue until a battery is inserted.

## Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the CHG pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power-up, if battery voltage is greater than  $V_{RCH}$  threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM, or has a TS fault. See [Figure 30](#) for the Battery Detect Flow Diagram.

## Refresh Threshold

After termination, if the OUT pin voltage drops to  $V_{RCH}$  (100mV below regulation) then a new charge is initiated, but the CHG pin remains at a high impedance (off).

## Starting a Charge on a Full Battery

The termination threshold is raised by  $\pm 14\%$ , for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.





Figure 30. Battery Detect Routine (bq24040)

## bq24040 CHARGER APPLICATION DESIGN EXAMPLE



### Requirements

- Supply voltage = 5 V
- Fast charge current:  $I_{OUT-FC} = 540 \text{ mA}$ ; ISET-pin 2
- Termination Current Threshold:  $\%I_{OUT-FC} = 10\%$  of Fast Charge or  $\sim 54 \text{ mA}$
- Pre-Charge Current by default is twice the termination Current or  $\sim 108 \text{ mA}$
- TS – Battery Temperature Sense = 10k NTC (103AT)

### Calculations

#### Program the Fast Charge Current, ISET:

$$R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$$

from electrical characteristics table. . .  $K_{(SET)} = 540 \text{ A}\Omega$

$$R_{ISET} = [540 \text{ A}\Omega / 0.54 \text{ A}] = 1.0 \text{ k}\Omega$$

Selecting the closest standard value, use a 1.0 kΩ resistor between ISET (pin 16) and Vss.

#### Program the Termination Current Threshold, ITERM:

$$R_{PRE-TERM} = K_{(TERM)} \times \%I_{OUT-FC}$$

$$R_{PRE-TERM} = 200 \Omega / \% \times 10\% = 2 \text{ k}\Omega$$

Selecting the closest standard value, use a 2 kΩ resistor between ITERM (pin 15) and Vss.

One can arrive at the same value by using 20% for a pre-charge value (factor of 2 difference).

$$R_{PRE-TERM} = K_{(PRE-CHG)} \times \%I_{OUT-FC}$$

$$R_{PRE-TERM} = 100 \Omega / \% \times 20\% = 2 \text{ k}\Omega$$

#### TS Function (bq24040)

Use a 10k NTC thermistor in the battery pack (103AT).

To Disable the temp sense function, use a fixed 10k resistor between the TS (Pin 1) and Vss.

## CHG and PG

**LED Status:** connect a 1.5k resistor in series with a LED between the OUT pin and the  $\overline{\text{CHG}}$  pin.  
Connect a 1.5k resistor in series with a LED between the OUT pin and the and PG pin.

**Processor Monitoring:** Connect a pull-up resistor between the processor's power rail and the  $\overline{\text{CHG}}$  pin.  
Connect a pull-up resistor between the processor's power rail and the PG pin.

## SELECTING IN AND OUT PIN CAPACITORS

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

## THERMAL PACKAGE

The bq2404x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note ([SLUA271](#)). The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = (T_J - T) / P \quad (0)$$

Where:

- $T_J$  = chip junction temperature
- $T$  = ambient temperature
- $P$  = device power dissipation

Factors that can influence the measurement and calculation of  $\theta_{JA}$  include:

1. Whether or not the device is board mounted
2. Trace size, composition, thickness, and geometry
3. Orientation of the device (horizontal or vertical)
4. Volume of the ambient air surrounding the device under test and airflow
5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to  $\approx 3.4V$  within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation,  $P$ , is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged :

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)} \quad (0)$$

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

## Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75Ahr battery and a 10µA leakage current (750mAHr/0.010mA = 75000 Hours), it would take 75k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the 10µA leakage would be considered negligible.

## Layout Tips

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiply 10mil vias in the power pad of the IC and in close proximity to conduct the heat to the bottom ground plane. The bottom ground plane should avoid traces that “cut off” the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8mil thick) copper on top and bottom, and is a good example of optimal thermal performance.

## REVISION HISTORY

<b>Changes from Original (August 2009) to Revision A</b>	<b>Page</b>
• Changed the status of the devices From: Product Preview To: Production Data .....	1
<hr/>	
<b>Changes from Revision A (September 2009) to Revision B</b>	<b>Page</b>
• Changed all occurrences of Li-Ion To: Li-Ion and Li-Pol .....	1
<hr/>	
<b>Changes from Revision B (June 2012) to Revision C</b>	<b>Page</b>
• Added device bq24045 .....	1
• Added additional $K_{ISET}$ information to the Electrical Characteristics table .....	4
• Added graph - Load Regulation .....	13
• Added graph - Line Regulation .....	13

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
BQ24040DSQR	ACTIVE	SON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ24040DSQT	ACTIVE	SON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ24041DSQR	ACTIVE	SON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ24041DSQT	ACTIVE	SON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24040DSQR	SON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24040DSQT	SON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24041DSQR	SON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24041DSQT	SON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24040DSQR	SON	DSQ	10	3000	195.0	200.0	45.0
BQ24040DSQT	SON	DSQ	10	250	195.0	200.0	45.0
BQ24041DSQR	SON	DSQ	10	3000	195.0	200.0	45.0
BQ24041DSQT	SON	DSQ	10	250	195.0	200.0	45.0

DSQ (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4209243/B 04/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

## THERMAL PAD MECHANICAL DATA

DSQ (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210993/C 04/11

NOTES: A. All linear dimensions are in millimeters

DSQ (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)